





Anomaly Detection in the CMS L1 Trigger with AXOL1TL

Melissa Quinnan* on behalf of the CMS Collaboration *UC San Diego



CMS Level-1 Trigger

- L1 trigger rejects >99% of LHC events
 - Constrained by low latency of 4 μ s and low resource utilization on FPGAs
- What if we are missing new physics because we did not design a suitable trigger?
 - \rightarrow Anomaly detection in L1





AD4HEP

June 16, 2025

Autoencoders for Anomaly Detection



• Unsupervised ML learns efficient encodings of backgrounds



Current L1 Trigger Structure

• AXOL1TL+CICADA: autoencoder-based anomaly detection in L1 Trigger





AXOL1TL





- "Anomaly eXtraction Online L1 Trigger
 Lightweight" → Anomaly detection at CMS L1
 Global Trigger
 - Unsupervised variational autoencoder trained on ZeroBias data
 - Trained using L1 global trigger input objects
 - Deployed for 2024 data taking
 - \rightarrow focus of this talk



AXOL1TL Design

- Inputs L1 trigger objects: (pT, η , ϕ) of MET, 4 electron/photons, 4 muons, 10 jets
- Train on ZeroBias data collected by CMS in 2023/2024
- Variational autoencoder: Additional KL-divergence loss term regularizes latent space to be normal gaussian (N(μ_x, σ_x) \rightarrow N(0,1)) to prevent overfitting



AXOL1TL Design



- Only deploy encoder half of the network, compute degree of abnormality from latent space directly → Halves the network size and latency!
- Small, fully connected network architecture
 - Satisfies strict μGT requirements: latency of 4 μ s, low resource utilization



AXOL1TL Implementation

AXOL1TL

MP7 payload

MP7 infrastructure

Xilinx Virtex-7 FPGA on MP7 board used at Level-1 Global Trigger



- Implemented on L1 FPGAs
- Satisfies strict μGT requirements: latency of 4 μ s, low resource utilization on FPGAs

Resource utilization of Virtex-7 FPGA chip on Imperial College MP7 μGT board

	Latency	LU⊤s	FFs	DSPs	BRAMs
AXOLITL	2 ticks 50 ns	2.1%	~0	0	0





AXOL1TL Trigger Strategy



9

AXOL1TL Implementation §

- Score thresholds target different trigger rates
- Rates stable relative to other L1 triggers

CMS Preliminary 2023 (13.6 TeV) **HLS Emulation** QKeras core = 5 core = 25= 250 10⁵ score = 1250 10⁴ 10³ 10² 10 250 500 750 1000 1250 1500 AXOL1TL Score 0.767 fb⁻¹, 2024 (13.6 TeV)

CMS Preliminary



CMS

- Improved physics performance relative to existing L1 menu
 - \rightarrow Events unique vs. existing triggers





Preliminary distributions in partial scouting dataset (May 2024)



 \rightarrow Preference for higher object multiplicity vs. existing triggers

 \rightarrow Preference for higher jet multiplicity & p_T

- Preliminary distributions in partial scouting dataset (May 2024)
 - → Preference for higher jet, photon, & electron multiplicity vs. existing triggers







- Preliminary invariant mass distributions in partial scouting dataset (May 2024)
 - AXO triggers: Generally smoothly falling distributions, no sculpting
 - Ideal for BSM/SM searches



Anomalous Event Example



CMS Experiment at the LHC, CERN Data recorded: 2023-May-24 01:42:17.826112 GMT Run / Event / LS: 367883 / 374187302 / 159

Anomalous event with the highest AXOL1TL score that was not also triggered by the Level 1 menu in 2023

CMS-DP-2023-079

Jannicke Pearkes

melissa.quinnan@cern.ch

June 16, 2025

Conclusion





Publications/Presentations:

DP Note 1: 2023 Test Crate Implementation

DP Note 2: 2024 Data Taking

ICHEP 2024 Presentation (A. Gandrakota)

- ML-based anomaly detection in CMS L1 Global Trigger
 - Sensitive to rare SM + potential new physics despite low rates!
- V4 deployed for 2024 data-taking
 - Updated V5 deployed in $2025 \rightarrow$ coming soon!
 - Improving model for future runs + HL-LHC
 - Developing analysis strategy
- Possible due to support from CMS L1 Trigger community!



June 16, 2025



Trigger Paths



AXOL1TL V4. Figure by Sabrina Giorgetti



HLT Kinematics



melissa.quinnan@cern.ch

AD4HEP

June 16, 2025

HLT Kinematics



Pileup Dependence

- Strong pileup correlation due to correlation with high object multiplicity and high total energy, which increase at higher pileup.
 - Pileup mitigation studies underway



AD Encoder Implementation





AD Encoder

Implementation

